


100G-BASE-LR4 10km CFP Optical Transceiver

100G-CFP-SR



Features

- Hot Pluggable CFP MSA package
- IEEE 802.3ba 100GBASE-LR4 compliant
- ITU-T411-9D1F compliant
- CFP-MSA-HW-Spec-rev1-40 compliant
- Up to 10km for G.652 SMF
- Receiver: 4-lane x 25Gb/s PIN ROSAs
- Transmitter: 4-lane x 25Gb/s LAN-WDM EA-DFB TOSAs (1295.56, 1300.05, 1304.58, 1309.14nm)
- 10x10G Electrical Serial Interface (CAUI/OTL4.10)
- MDIO management interface with Digital Diagnostic
- +3.3V power supply
- Power consumption less than 12W
- Compact size: 144.75 x 82 x 13.6 mm
- Operating case temperature: 0 to +70 °C
- Duplex SC or LC receptacle
- ROHS-6 compliant

Applications

- 100GBase-LR4 Ethernet
- ITU-TOTU4

Description

SINOVO 100G-CFP-SR CFP transceivers are redesigned for use in 100Gigabit Ethernet link over 10km single mode fiber, and it is compliant to the CFP MSA and IEEE 802.3ba 100GBASE-LR4. Digital diagnostics are available via MDIO as specified in the CFP MSA Management Interface Specification.

The transceiver's designs are optimized for high performance and cost efficiency to provide customers the best solutions for Datacom and Telecom applications.

The transceiver is RoHS-6 compliant and lead-free per Directive 2002/95/EC.

Product Selection

100G-LR4

SO: Sinovo
 TR: Transceiver
 4: 100Gb/s
 C1: CFP Solution 1
 L: 10km

1 100Gb/s CFP electrical parameters

1.1 Absolute Maximum Ratings

The limit of the maximum value is shown as below Table 1. (If operating out the limit of the maximum value will cause permanent damage).

Table 1 100Gb/s CFP module limit the maximum value

Parameter	Symbol	Conditions	Min.	Max	Unit
Storage temperature (case)	T _{stg}	—	-40	+85	°C
Relative humidity	RH	0	—	85	%
Damage Threshold for Receiver	P _{max}	—	—	+10.0	dBm
Power Supply	V _{cc3.3V}	—	-0.3	+3.6	V
	V _{cc5.0V}	—	—	—	V
Input 3.3V LVCMOS signal level	V _i	—	-0.3	V _{cc} +0.3	V
Input 1.2V LVCMOS signal level	V _i	—	-0.3	1.6	V
ESD Sensitivity on module and all host pins	HBM	Human Body model R=1.5K, C=100pF	—	2000	V

1.2 Recommended operating conditions

The recommended working conditions are shown as below Table 2.

Table 2 100Gb/s CFP recommended working conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating Case Temperature	T _c	0	—	+70	°C
Supply voltage	V _{cc3.3V}	+3.14	+3.3	+3.47	V
Supply Current	I _{cc3.3V}	—	—	3.3	A
Power dissipation	P	—	—	12	W
Low Power dissipation	P _{Low}	—	—	2	W
In-rush Current	I _{inrush}	—	—	50	mA/us
Turn-off rush Current	I _{turnoff}	-50	—	—	mA/us
Link Distance	L	2M	—	10km	G.652SMF

2 100Gb/s CFP Specifications

2.1 Optical Specifications

Table 3 100Gb/s CFP Optical Specifications (100GBase-LR4)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Transmitter						
Channel data rate				25.7812		Gbps
Aggregated data rate				103.125		Gbps

Dataratevariation			-100		+100	ppm
LaneCenterWavelength	λ_{CT0}		1294.53	1295.56	1296.59	nm
	λ_{CT1}		1299.02	1300.05	1301.09	nm
	λ_{CT2}		1303.54	1304.58	1305.63	nm
	λ_{CT3}		1308.09	1309.14	1310.19	nm
TotalAverageLaunchPower	Pout		—	—	10.5	dBm
AverageLaunchPowerper Lane	Peach		-4.3	—	4.5	dBm
OpticalModulationAmplitude per Lane	OMA		-1.3	—	4.5	dBm
Differencein Launchpower betweenany twolances(OMA)			—	—	5.0	dB
LaunchpowerinOMAMinus TDP, per lane	Pomatdp		-2.3	—	—	dBm
AverageLaunchPowerof TX_DISTransmitterperlane	Poff	TX_DIS=H	—	—	-30	dBm
ExtinctionRatio	E_R		4	5.5	—	dB
SMSR	SMSR		30	—	—	dB
DispersionPenalty	DP	10kmSMF	—	—	2.2	dB
RelativeIntensity Noise	RIN	Modoff	—	—	-130	dB/Hz
OpticalReturnLossTolerance	T_{RL}		—	—	20	dB
Transmitterreflectance	Tef		—	—	-12	dB
OpticalEyeMask{X1,X2,X3,Y1,Y2,Y3} ¹	EM		{0.25,0.4,0.45,0.25,0.28,0.4}			
Receiver						
Channeldatarate				25.7812		Gbps
Dataratevariation			-100		+100	ppm
LaneCenterWavelength	λ_{CT0}		1294.53	1295.56	1296.59	nm
	λ_{CT1}		1299.02	1300.05	1301.09	nm
	λ_{CT2}		1303.54	1304.58	1305.63	nm
	λ_{CT3}		1308.09	1309.14	1310.19	nm
Damagethreshold	P_{DT}		—	5.5	—	dBm
Averagereceiverpowerper lane	Rpow		-10.6	—	4.5	dBm
ReceivepowerOMAPER Lane	Rovl		—	—	4.5	dBm
Differencein receivepower betweenany twolanes(OMA)			—	—	5.5	dB
ReceiverSensitivity(OMA)per lane	Psen		—	—	-8.6	dBm
StressedReceiverSensitivity per Lane	Psen_str		—	—	-6.8	dBm

SINOVO

Receiver Reflectance	Ref		-	-	-26	dB
Conditionsofstressedreceiversensitivity test						

SINOVO

Verticaleyeclosurepenalty per Lane			—	—	1.8	dB
Stressedeyejitter perLane			—	—	0.3	UI
Rx-LaneLOSAssert			—	-18	—	dBm
Rx-LaneLOSDeassert			—	-15	—	dBm
Rx-LaneLOSHysteresis			0.5	—	—	dB

Note1.Please referto Figure 1




Figure1.Transmissioneyemask definition

Table4100Gb/sCFPOpticalSpecifications(OTU4)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Transmitter						
Channeldatarate				27.9525		Gbps
Aggregatedatarate				111.809		Gbps
Dataratevariation			-20		+20	ppm
LaneCenterWavelength	λ_{CT0}		1294.53	1295.56	1296.59	nm
	λ_{CT1}		1299.02	1300.05	1301.09	nm
	λ_{CT2}		1303.54	1304.58	1305.63	nm
	λ_{CT3}		1308.09	1309.14	1310.19	nm
TotalAverageLaunchPower	Pout		—	—	8.9	dBm
AverageLaunchPowerper Lane	Peach		-2.5	—	2.9	dBm
OpticalModulationAmplitude per Lane	OMA		-1.2	—	4.5	dBm
Differencein Launchpower betweenanytwolances(OMA)			—	—	5.0	dB
AverageLaunchPowerof TX_DISTransmitterperlane	Poff	TX_DIS=H	—	—	-30	dBm
ExtinctionRatio	E_R		7	—	—	dB

SMSR	SMSR		30			dB
RelativeIntensity Noise	RIN	Modoff	—	—	-130	dB/Hz
OpticalReturnLossTolerance	T _{RL}		—	—	20	dB
Transmitterreflectance	T _{ef}		—	—	-12	dB
OpticalEyeMask{X1,X2,X3,Y1,Y2,Y3} ¹	EM		{0.25,0.4,0.45,0.25,0.28,0.4}			
Receiver						
Channeldatarate				27.9525		Gbps
Dataratevariation			-20		+20	ppm
LaneCenterWavelength	λ _{CR0}		1294.53	1295.56	1296.59	nm
	λ _{CR1}		1299.02	1300.05	1301.09	nm
	λ _{CR2}		1303.54	1304.58	1305.63	nm
	λ _{CR3}		1308.09	1309.14	1310.19	nm
Damagethreshold	P _{DT}		—	5.5	—	dBm
Averagereceiverpowerper lane	R _{pow}		—	—	4.5	dBm
ReceiverpowerOMAPER lane	R _{ovl}		—	—	4.5	dBm
Differencein receivepower betweenany twolanes(OMA)			—	—	5.5	dB
Opticalpathpenalty					1.5	dB
ReceiverSensitivityperlane ²	P _{sen}		—	—	-10.3	dBm
ReceiverSensitivity(OMA)perlane ²	P _{sen_OMA}				-9.1	dBm
ReceiverReflectance	Ref		—	—	-26	dB
Rx-LaneLOSAssert			—	-18	—	dBm
Rx-LaneLOSDeassert			—	-15	—	dBm
Rx-LaneLOSHysteresis			0.5	—	—	dB

Note1.Please referto Figure 1


Note2.OTU-4Rate, BER<10⁻¹²with FEC,ER >7dB

2.2 Electrical specifications

2.2.1 High Speed I/O interface

Table5100Gb/sCFPElectricalHighSpeedI/O InterfaceSpecifications

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Transmitter(CAUI input interface)						
SignalRatePerLane				10.3125		Gb/s
SignalRateTolerance			-100		100	ppm
AC CommonModeinput Voltage Tolerance(RMS)					20	mV
Differential input return loss	R _{diff}	IEEE 802.3ba-2010	SeeEquation(83B-7)			dB
TotalInputJitterTolerance	T _{j in}				0.62	UI



DeterministicInput Jitter Tolerance	T_{din}				0.42	UI
Transmitter Input Eye Mask(X1,X2)				(0.31,0.5)		UI ¹
Transmitter Input Eye Mask(Y1,Y2)				(42.5,425)		mV ¹
Receiver (CAUI output interface)						
SignalRatePerLane				10.3125		Gb/s
SignalRateTolerance			-100		100	ppm
Single-ended output voltage	Vosig		-0.4		4	V
OutputACcommon-mode voltage(RMS)	V_{ocomAC}				15	mV
Outputtransitiontime	Tr	20%~80%	24	—	—	ps
Differentialoutputreturn loss		IEEE 802.3ba-2010	SeeEquation(83B-5)			dB
TotalJitter	T_j				0.4	UI
DeterministicJitter	T_{dj}				0.25	UI
ReceiverOutputEyeMask (X1,X2)				(0.2, 0.5)		UI ²
ReceiverOutputEyeMask (Y1,Y2)				(136, 380)		mV ²

Note1.referto figure

2Note2.referto figure 3




Figure 2.CAUIreceivereyemask




Figure 3. CAU transmitter eye mask

2.2.2 LowSpeed I/O interface

Table6 100Gb/s CFP3.3V LVCMOS Electrical Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}		3.2	3.3	3.4	V
Input High Voltage	V _{IH}		2		V _{CC} +0.3	V
Input Low Voltage	V _{IL}		-0.3		0.8	V
Input Leakage Current	I _{IN}		-10		+10	mA
Output High Voltage (I _{OH} =-100uA)	V _{OH}		V _{CC} -0.2		V _{CC} +0.3	V
Output Low Voltage (I _{OL} =100uA)	V _{OL}		-0.3		0.2	V
Minimum Pulse Width of Control Pin Signal	t _{CNTL}		100			us

Note. (MOD_RSTn, MOD_LOPWR, TX_DIS, PRG_CNTL, MOD_ABS, RX_LOS, GLB_ALRMn, PRG_ALRM) are LVCMOS I/O interfaces.

Table7 100Gb/s CFP1.2V LVCMOS Electrical Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input High Voltage	V _{IH}		0.84		1.5	V
Input Low Voltage	V _{IL}		-0.3		0.36	V
Input Leakage Current	I _{IN}		-100		+100	uA
Output High Voltage	V _{OH}		1.0		1.5	V
Output Low Voltage	V _{OL}		-0.3		0.2	V
Output High Current	I _{OH}				-4	mA
Output Low Current	I _{OL}		+4			mA
Input capacitance	C _i				10	pF

Note. (MDIO, MDC, PRTADR4:0) are 1.2V LVCMOS I/O interfaces

Table8 100Gb/s CFP Timing Parameters for CFP Hardware Signal Pins

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
-----------	--------	-----------	------	------	------	------

SINOVO

Hardware	MOD_LOPWR	t_MOD_LOPWR_assert				1	ms
----------	-----------	--------------------	--	--	--	---	----

SINOVO

assert						
Hardware MOD_LOPWR deassert	t_MOD_LOPWR_deassert				10	s
ReceiverLossOfSignal AssertTime	t_loss_assert				100	us
ReceiverLossOfSignal De-Assert Time	t_loss_deassert				100	us
GlobalAlarmAssertDelay Time	GLB_ALRMn_assert				150	ms
Global Alarm De-Assert DelayTime	GLB_ALRMn_deassert				150	ms
ManagementInterfaceClock Period	t_prd		250			ns
Host MDIOt_setup	t_setup		10			ns
Host MDIOt_hold	t_hold		10			ns
CFPMIOt_delay	t_delay		0		175	ns
InitializationtimefromReset	t_initialize				2.5	s
TransmitterDisabled (TX_DIS asserted)	t_deassert				100	us
TransmitterEnabled (TX_DISde-asserted)	t_assert				2	ms

Table9100Gb/sCFPMIOandMDCTimingCharacteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
ManagementInterfaceClock Frequency	F_MDC		0.1		4	MHz
ManagementInterfaceClock Period	t_prd		250		10000	ns
Host MDIOt_setup	t_setup		10			ns
Host MDIOt_hold	t_hold		10			ns
CFPMIO t_delay ¹	t_delay		0		175	ns
MDC highandlowtime	twidth		40 160		60	% ns
MDIO/MDCterminationinCFP	Zt		100			kOhm

Note1.DelayfromMDCrising edge to MDIO datachange




Figure4. 100Gb/sCFPMdio&MDCTimingDiagram

2.2.3 Clock interface

Table10100Gb/sCFPReferenceClockCharacteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Impedance	Zd		80	100	120	ohm
Frequency			1/64ofhostlanerate			
Frequency Stability	Xf		-100		+100	ppm ¹
			-20		+20	ppm ²
Input DifferentialVoltage	Vdiff		400		1200	mV ³
RMS Jitter	σ				10	ps ⁴
Clock Duty Cycle			40		60	%
Clock Rise/FallTime10/90%	Tr/f		200		1250	ps ⁵

Note1.ForEthernetapplicationsN

ote2.ForTelecomapplicationsNot

e3.Peakto PeakDifferential

Note4.RandomJitter.Overfrequencyband of 10kHz<f <10MHzNote5.

1/64of electricallane

Table11100Gb/sCFPTransmitter&ReceiverMonitorClock Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Impedance	Zd		80	100	120	ohm
Frequency			1/8ofnetworklanerate			
OuputDifferentialVoltage	Vdiff		400		1200	mV ¹
Clock Duty Cycle			40		60	%

Note1.Peakto PeakDifferential

3 100Gb/s CFP Function Diagram

3.1 Internal Reference Structure

The internal structure of 100Gb/s CFP shown as Figure 5.




Figure 5. 10km 100Gb/s CFP internal structure

3.2 Recommended Interface Circuit





Figure 6. Recommended High Speed I/O for Data and Clocks



3.3 Pin layout




Figure8. CFPModulePadLayout

Top Row (2nd Half)		Bottom Row (2nd Half)		Top Row (1st Half)		Bottom Row (1st Half)	
148	GND	1	3.3V_GND	111	GND	38	MOD_ABS
147	REFCLKn	2	3.3V_GND	110	N.C.	39	MOD_RSTn
146	REFCLKp	3	3.3V_GND	109	N.C.	40	RX_LOS
145	GND	4	3.3V_GND	108	GND	41	GLB_ALRMn
144	N.C.	5	3.3V_GND	107	RX9n	42	PRTADR4
143	N.C.	6	3.3V	106	RX9p	43	PRTADR3
142	GND	7	3.3V	105	GND	44	PRTADR2
141	TX9n	8	3.3V	104	RX8n	45	PRTADR1
140	TX9p	9	3.3V	103	RX8p	46	PRTADR0
139	GND	10	3.3V	102	GND	47	MDIO
138	TX8n	11	3.3V	101	RX7n	48	MDC
137	TX8p	12	3.3V	100	RX7p	49	GND
136	GND	13	3.3V	99	GND	50	VND_IO_F
135	TX7n	14	3.3V	98	RX6n	51	VND_IO_G
134	TX7p	15	3.3V	97	RX6p	52	GND
133	GND	16	3.3V_GND	96	GND	53	VND_IO_H
132	TX6n	17	3.3V_GND	95	RX5n	54	VND_IO_J
131	TX6p	18	3.3V_GND	94	RX5p	55	3.3V_GND
130	GND	19	3.3V_GND	93	GND	56	3.3V_GND
129	TX5n	20	3.3V_GND	92	RX4n	57	3.3V_GND
128	TX5p	21	VND_IO_A	91	RX4p	58	3.3V_GND
127	GND	22	VND_IO_B	90	GND	59	3.3V_GND
126	TX4n	23	GND	89	RX3n	60	3.3V
125	TX4p	24	(TX_MCLKn)	88	RX3p	61	3.3V
124	GND	25	(TX_MCLKp)	87	GND	62	3.3V
123	TX3n	26	GND	86	RX2n	63	3.3V
122	TX3p	27	VND_IO_C	85	RX2p	64	3.3V
121	GND	28	VND_IO_D	84	GND	65	3.3V
120	TX2n	29	VND_IO_E	83	RX1n	66	3.3V
119	TX2p	30	PRG_CNTL1	82	RX1p	67	3.3V
118	GND	31	PRG_CNTL2	81	GND	68	3.3V
117	TX1n	32	PRG_CNTL3	80	RX0n	69	3.3V
116	TX1p	33	PRG_ALRM1	79	RX0p	70	3.3V_GND
115	GND	34	PRG_ALRM2	78	GND	71	3.3V_GND
114	TX0n	35	PRG_ALRM3	77	(RX_MCLKn)	72	3.3V_GND
113	TX0p	36	TX_DIS	76	(RX_MCLKp)	73	3.3V_GND
112	GND	37	MOD_LOPWR	75	GND	74	3.3V_GND

Figure9. CFPModulePinMap

Note1: Pin21,22,27,28,29,50,51,53,54 are internally used and NOT allowed to connect any signal and power supply or GND

Note2: Pin24,25,76,77 are disabled unless MCLK output is enabled via MDIO

3.4 Pin definition

PIN	Name	I/O	Logic	Description
1	3.3V_GND			3.3V ModuleSupply VoltageReturnGround,canbeseparateor tiedtogetherwithSignalGround
2	3.3V_GND			
3	3.3V_GND			
4	3.3V_GND			
5	3.3V_GND			
6	3.3V			3.3V ModuleSupply Voltage
7	3.3V			3.3V ModuleSupply Voltage
8	3.3V			3.3V ModuleSupply Voltage
9	3.3V			3.3V ModuleSupply Voltage
10	3.3V			3.3V ModuleSupply Voltage
11	3.3V			3.3V ModuleSupply Voltage
12	3.3V			3.3V ModuleSupply Voltage
13	3.3V			3.3V ModuleSupply Voltage
14	3.3V			3.3V ModuleSupply Voltage
15	3.3V			3.3V ModuleSupplyVoltage
16	3.3V_GND			3.3V ModuleSupply VoltageReturnGround,canbeseparateor tiedtogetherwithSignalGround
17	3.3V_GND			
18	3.3V_GND			
19	3.3V_GND			
20	3.3V_GND			
21	VND_IO_A	I/O		ModuleVendorI/O.MustNoConnect athostboard
22	VND_IO_B	I/O		ModuleVendorI/O.MustNoConnect athostboard
23	GND			
24	TX_MCLKn	O	CML	TX MonitorClockOutput(Negative)
25	TX_MCLKp	O	CML	TX MonitorClockOutput(Positive)
26	GND			
27	VND_IO_C	I/O		ModuleVendorI/O.MustNoConnect athostboard
28	VND_IO_D	I/O		ModuleVendorI/O.MustNoConnect athostboard
29	VND_IO_E	I/O		ModuleVendorI/O.MustNoConnect athostboard
30	PRG_CNTL1	I	LVC MOS w/PUR	ProgrammableControl1set overMDIO,MSADefault:TRXIC_RSTn, TX& RXICsreset,"0":reset,"1"orNC:enabled=not used 4.75kohmpullupinthemodule
31	PRG_CNTL2	I	LVC MOS w/PUR	ProgrammableControl2set overMDIO,MSADefault:HardwareInterlock LSB,"00":≤8W,"01":≤16W,"10":≤24W,"11"orNC:≤32W =not used

SINOVO

				ProgrammableControl3set overMDIO,MSADefault:HardwareInterlockMSB,"00 ":≤8W,"01": ≤16W,"10":≤24W,"11"or NC:≤32W=notused
32	PRG_CNTL3	I	LVC MOS w/PUR	
33	PRG_ALARM1		LVC MOS	ProgrammableAlarm 1set overMDIO,MSADefault:

		O		HIPWR_ON,"1":modulepower upcompleted,"0": modulenothishighpoweredup
34	PRG_ALARM2	O	LVC MOS	ProgrammableAlarm 2set overMDIO,MSADefault: MOD_READY,"1": Ready,"0": not Ready.
35	PRG_ALARM3	O	LVC MOS	ProgrammableAlarm 3set overMDIO,MSADefault: MOD_FAULT, fault detected,"1":Fault,"0":NoFault
36	TX_DIS	I	LVC MOS w/PUR	TransmitterDisableforalllanes,"1"or NC= transmitterdisabled,"0"=transmitterenabled
37	MOD_LOPWR	I	LVC MOS w/PUR	ModuleLowPowerMode."1"or NC:moduleinlow power (safe)mode,"0":power- onenabled4.75kohmpullupinthemodule
38	MOD_ABS	O	GND	ModuleAbsent."1"orNC:moduleabsent,"0": modulepresent,PullUpResistor onHost
39	MOD_RSTn	I	LVC MOS w/PDR	ModuleReset."0"resets themodule,"1"or NC =moduleenabled,4.75kohmPullDownResistorin Module
40	RX_LOS	O	LVC MOS	ReceiverLossofOpticalSignal,"1":lowoptical signal,"0":normalcondition
41	GLB_ALRMn	O	LVC MOS	GlobalAlarm."0":alarm conditioninanyMDIOAlarm register,"1":noalarmcondition,OpenDrain,PullUpResis toronHost
42	PRTADR4	I	1.2V CMOS	MDIO PhysicalPortaddressbit 4
43	PRTADR3	I	1.2V CMOS	MDIO PhysicalPortaddressbit 3
44	PRTADR2	I	1.2V CMOS	MDIO PhysicalPortaddressbit 2
45	PRTADR1	I	1.2V CMOS	MDIO PhysicalPortaddressbit 1
46	PRTADR0	I	1.2V CMOS	MDIO PhysicalPortaddressbit 0
47	MDIO	I/O	1.2V CMOS	ManagementDataI/Obi-directionaldata(electrical specsasper802.3aeandba)
48	MDC	I	1.2V CMOS	ManagementDataClock(electricalspecsasper 802.3aeandba)
49	GND			
50	VND_IO_F	I/O		ModuleVendorI/O.MustNoConnect athostboard
51	VND_IO_G	I/O		ModuleVendorI/O.MustNoConnect athostboard
52	GND			
53	VND_IO_H	I/O		ModuleVendorI/O.MustNoConnect athostboard
54	VND_IO_J	I/O		ModuleVendorI/O.MustNoConnect athostboard

SINOVO

55	3.3V_GND			3.3V ModuleSupply VoltageReturnGround,canbe separateor tiedtogetherwithSignalGround
56	3.3V_GND			

57	3.3V_GND			
58	3.3V_GND			
59	3.3V_GND			
60	3.3V			3.3V ModuleSupply Voltage
61	3.3V			3.3V ModuleSupply Voltage
62	3.3V			3.3V ModuleSupply Voltage
63	3.3V			3.3V ModuleSupply Voltage
64	3.3V			3.3V ModuleSupply Voltage
65	3.3V			3.3V ModuleSupply Voltage
66	3.3V			3.3V ModuleSupply Voltage
67	3.3V			3.3V ModuleSupply Voltage
68	3.3V			3.3V ModuleSupply Voltage
69	3.3V			3.3V ModuleSupply Voltage
70	3.3V_GND			3.3V ModuleSupply VoltageReturnGround,canbeseparateor tiedtogetherwithSignalGround
71	3.3V_GND			
72	3.3V_GND			
73	3.3V_GND			
74	3.3V_GND			

Table13100Gb/sCFPPinDefinition(Topraw)

PIN	Name	I/O	Logic	Description
75	GND			
76	RX_MCLKp	O		RXMonitor Clock Output(Positive)
77	RX_MCLKn	O		RXMonitor Clock Output(Negative)
78	GND			
79	RX0p	O	HS I/O	Lane0ReceiverOutput(Positive)
80	RX0n	O	HS I/O	Lane0ReceiverOutput(Negative)
81	GND			
82	RX1p	O	HS I/O	Lane1ReceiverOutput(Positive)
83	RX1n	O	HS I/O	Lane1ReceiverOutput(Negative)
84	GND			
85	RX2p	O	HS I/O	Lane2ReceiverOutput(Positive)
86	RX2n	O	HS I/O	Lane2ReceiverOutput(Negative)
87	GND			
88	RX3p	O	HS I/O	Lane3ReceiverOutput(Positive)
89	RX3n	O	HS I/O	Lane3ReceiverOutput(Negative)
90	GND			
91	RX4p	O	HS I/O	Lane4ReceiverOutput(Positive)
92	RX4n	O	HS I/O	Lane4ReceiverOutput(Negative)
93	GND			
94	RX5p	O	HS I/O	Lane5ReceiverOutput(Positive)

SINOVO

95	RX5n	O	HS I/O	Lane5ReceiverOutput(Negative)
----	------	---	--------	-------------------------------

SINOVO



96	GND			
97	RX6p	O	HS I/O	Lane6ReceiverOutput(Positive)
98	RX6n	O	HS I/O	Lane6ReceiverOutput(Negative)
99	GND			
100	RX7p	O	HS I/O	Lane7ReceiverOutput(Positive)
101	RX7n	O	HS I/O	Lane7ReceiverOutput(Negative)
102	GND			
103	RX8p	O	HS I/O	Lane8ReceiverOutput(Positive)
104	RX8n	O	HS I/O	Lane8ReceiverOutput(Negative)
105	GND			
106	RX9p	O	HS I/O	Lane9ReceiverOutput(Positive)
107	RX9n	O	HS I/O	Lane9ReceiverOutput(Negative)
108	GND			
109	NC			NotConnectedInternally
110	NC			NotConnectedInternally
111	GND			
112	GND			
113	TX0p	I	HS I/O	Lane0TransmitterInput(Positive)
114	TX0n	I	HS I/O	Lane0TransmitterInput(Negative)
115	GND			
116	TX1p	I	HS I/O	Lane1TransmitterInput(Positive)
117	TX1n	I	HS I/O	Lane1TransmitterInput(Negative)
118	GND			
119	TX2p	I	HS I/O	Lane2TransmitterInput(Positive)
120	TX2n	I	HS I/O	Lane2TransmitterInput(Negative)
121	GND			
122	TX3p	I	HS I/O	Lane3TransmitterInput(Positive)
123	TX3n	I	HS I/O	Lane3TransmitterInput(Negative)
124	GND			
125	TX4p	I	HS I/O	Lane4TransmitterInput(Positive)
126	TX4n	I	HS I/O	Lane4TransmitterInput(Negative)
127	GND			
128	TX5p	I	HS I/O	Lane5TransmitterInput(Positive)
129	TX5n	I	HS I/O	Lane5TransmitterInput(Negative)
130	GND			
131	TX6p	I	HS I/O	Lane6TransmitterInput(Positive)
132	TX6n	I	HS I/O	Lane6TransmitterInput(Negative)
133	GND			
134	TX7p	I	HS I/O	Lane7TransmitterInput(Positive)
135	TX7n	I	HS I/O	Lane7TransmitterInput(Negative)
136	GND			
137	TX8p	I	HS I/O	Lane8TransmitterInput(Positive)

SINOVO

138	TX8n	I	HS I/O	Lane8TransmitterInput(Negative)
139	GND			
140	TX9p	I	HS I/O	Lane9TransmitterInput(Positive)
141	TX9n	I	HS I/O	Lane9TransmitterInput(Negative)
142	GND			
143	NC			NotConnectedInternally
144	NC			NotConnectedInternally
145	GND			
146	REFCLKp	I		ReferenceClockInput(Positive)
147	REFCLKn	I		ReferenceClockInput(Negative)
148	GND			

4 100Gb/s CFP Mechanical Specifications

100Gb/sCFPmechanicaldimensionsshouldbe compliantwithCFPMSAspecification.Detailed dimensions are shownin Figure 10.






Figure10.100Gb/sCFPMechanicalDimensions(unit:mm)

The mechanical dimensions of the electrical connectors on the CFP Host PCB are shown in Figure 11.




Figure11MechanicalDimensionsofElectricalConnectors onCFPHostPCB

Table14CFPMechanicalCharacteristics

	Max.	Unit	Notes
Weight	350	g	
Flatness	0.15	mm	
Roughness	6.3	Ra	

Table 15/16specifyHostConnectorAssemblyInformationfor100Gb/sCFPAplication.

Table15 HostConnectorAssembly Information (Tyco)

PartNumber	Supplier	PartName
2057626-1	TycoElectronics	ExternalBracketAssembly

SINOVO

2057592-2	TycoElectronics	GuideRail
-----------	-----------------	-----------

SINOVO

2057631-1	TycoElectronics	Host ConnectorCoverAssembly
2057930-1	TycoElectronics	BackerPlateAssembly
2057630-1	TycoElectronics	Host Connector

Table16 HostConnectorAssembly Information (Yamaichi)

PartNumber	Supplier	PartName
CA009-1203-001	YamaichiElectronics	ExternalBracketAssembly
CA009-1201-001	YamaichiElectronics	GuideRail
CA009-1400-001	YamaichiElectronics	Host ConnectorCoverAssembly
CA009-1204-001	YamaichiElectronics	BackerPlateAssembly
CA009-S001-001	YamaichiElectronics	Host Connector

5 Management Interface

SINOVO SO-100G-LR4CFP transceivers support the MDIO interface specified in IEEE 802.3 Clause 45. This 2-wire management data I/O interface is provided for the module status monitoring and control. The management data clock (MDC) provides clocking for the data that is passed on the MDIO port. Five other pins allow for loading of a port address (PORT_ADDR0-4) into the module.




Figure 12 CFP MDIO Interface

Note: Capacitor represents stray capacity 600 ohm pull-up is preferred

For more detailed information please refer to "**CFPMSA Management Interface Specification Version 2.2 r06**".

- Notice

SINOVO reserves the right to make changes to or discontinue any optical link product or service identified in this publication, without notice, in order to improve design and/or performance. Applications that are described herein for any of the optical link products are for illustrative purposes only. SINOVO makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

- Contact

Shenzhen Sinovo Telecom Co., Ltd

Tel: +86(0)0755-32959919 Fax: +86(0)755 32959918

Email: sales@sinovocorp.com

Web: www.sinovocorp.com

Factory ADD: 5/F Chuang Park, Taoyuan Street Baoan District, Shenzhen, China 518000

Head Quarter: 11/F, Taibang Technology Building, Gaoxin South 4th, Science and Technology Park South, Nanshan, Shenzhen, China 518040